In the design of a power converter, the maximum output voltage transient under load change is one of the main drivers. The ECSS-E-ST-20C imposes specific requirements on the power quality of a regulated bus, which result most of the time in the use of a large capacitor bank to cope with the linear loop dynamics. Moreover, this sometimes results in slow dynamic response.
INTRODUCTION
The proposed control technique is called "two-domains" because it is given by the combination of a linear control, called conductance control, well described in [5] and widely used in space, and a non linear part (called NL-control in the present paper), which is based on the detection of the output voltage variation and comparison of this variation with a pre-determined threshold. During a load transient, in case the output voltage crosses a threshold, the NL-control is activated and forces maximum or minimum inductor current. As soon as the linear control recovers its dynamic, the linear part of the modulating signal takes back control of the converter. In this way the converter works with fixed frequency in steady-state operation and for small signal variation the behaviour is linear.
In case of large load-steps, the operation of the converter is similar to a hysteresis control around a well-defined reference. The objective of the proposed work is to design a system satisfying the following criteria:
-Enhanced step load response -Lower output capacitance when compared to converters with conventional control -Power quality, transient, ripple and stability requirements as per ECSS-E-ST-20C
Example of application
We can take as reference a 300 W buck converter providing a regulated 28 V output from an input voltage of 36 to 50 V. For such a system , ECSS-E-ST-20C imposes 1 % bus voltage variation for 50 % load change and 5 % variation under any other load change and inter-domain application. The maximum impedance that the converter can have is given by:
For our example application the result is 52 mȍ. For a well-designed conductance control, the maximum output impedance is given by:
Where k v is the output voltage sensing gain and A 1 is the voltage loop controller proportional gain, as shown in Figure 1 . G is the conductance of the power stage under closed loop conductance control. Assuming a highbandwidth current loop, it can be approximated with the following equation:
Where k i is the gain of the current sensor. The same well-known design criteria for a conductance control also implies the following:
where f BW is the desired bandwidth of the converter, which might be initially set to about 1/10 of the switching frequency. For a 300 W converter, we can suppose that a switching frequency of around 100 to 150 kHz is adopted in order to keep the losses low. This results in a bandwidth in the order of 10 to 15 kHz. which implies a capacitance of more than 300 μF. In a control system that features a non-linear part, which acts during transients and ideally has an infinite gain, such as the one of a comparator used in a hysteresis control, the output impedance is in theory close to zero, if Eq. (2) is taken as reference.
The transient performance is therefore mainly dominated by the output filter dynamics, i.e. the voltage variation across the capacitor due to the current ripple.
It is worth noticing that the NL-control can be designed to act on the set point of the current loop and not directly on the duty cycle. It is also possible to inject the NL signal at several places in the loop, as shown in Figure 1 . In this case it is combined with the voltage loop, to change the reference of the current loop as fast as possible. This approach also allows to limit the current in case of overload.
In the following paragraph the design criteria for the combined conductance and NL-control are presented.
DESIGN CRITERIA
The converter topology that is considered is a buck converter. The design criteria of a buck converter are well-known. In particular, the design of the output capacitor, based on the maximum ripple requirement in steady state and on the maximum voltage variation during step load. The driving requirement is generally the maximum variation under step-load.
The proposed NL-control part, shown in Figure 1 , can be explained looking at Figure 2 . It consists of two comparators with hysteresis that detect if the output voltage is higher (or lower) than a pre-determined threshold V tr_high (or V tr_low ). When this happens, a command called V cmd_high (or V cmd_low ) is sent and combined with the voltage control loop signal. This command will therefore impose full (or minimum) current.
Figure 2: NL-control comparators
This results in a form of hysteresis control applied on the output voltage for a certain period of time, until the linear control dynamic takes back control of the voltage regulation.
Output capacitor design criteria
The main requirement that is considered for the design of the buck output capacitor is the allowed transient during 50 % step load, which is 1 %. During this operation mode, the NL-control part takes the lead and imposes a sudden change in the current reference, i.e. maximum (or minimum) current. This will result in full (or eventually the one limited by the control circuitry) (or zero) duty cycle. The inductor current will ramp up (or down) imposing the same AC current variation in the output filter capacitor.
As described in [2] , the minimum achievable output voltage transient appearing at the onset of an overload is:
for undershoot and:
for overshoot, with 'I o being the load (=inductor current) step and L f the buck inductor value. In a buck converter, the worst-case transient is the undershoot case. The minimum value of output capacitance necessary for achieving a given 'V o is therefore calculated considering the Eq. (6). Targeting 'V o to be less than 0.01xV o :
which becomes:
The actual 'I o varies with the exact moment the transient occurs. The worst case occurs when the inductor current is at the end of the switching period and the MOSFET is OFF. For example, if the load changes form 50% to 100% load and the MOSFET is OFF, without taking into account other delays, the overall 'I o in the Eq.(7) becomes: The bigger the ripple, the deeper the transient and a bigger capacitor needs to be used.
Moreover, to get the minimum voltage variation it is desirable to have the minimum hysteresis in the NLcontrol as well as minimum delays in the feedback path (for example due to the comparators and to the driver). In fact all these factors result in additional contributions to the output voltage variation. For example the hysteresis band contribution 'V hyst will result in an increase of the voltage variation of
In principle, the faster the voltage detection and the entire chain of commands, the smaller the resulting voltage transient during application of the NL control.
SIMULATION RESULTS
Before presenting experimental results, let us show some simulation results. The case study that has been bread-boarded (and simulated) is a converter of 300 W maximum power, 36 -50 V input voltage range and 28V output voltage. The control system consists of a conventional conductance control, with conductance gain G = 0.36, k v = 0.118 and sized in order to have 60° phase margin. The voltage loop control signal is also combined with the output of the two comparators described in paragraph 2.
The PWM switching frequency is 300 kHz and the inductor is 13 μH. According to Eq.(8), the output capacitor shall be greater than 80 μF. A capacitor 85 μF has been used in the simulation and in the breadboard. Figure 3 and Figure 4 show the transient performance when 50 % load change is applied (100%full load to 50% in Figure 3 and viceversa in Figure 4 
Figure 3: 100% full load to 50% load transient performances without NL-comparators (figure (a)) and with NL-control at different thresholds ((b) and (c)

Figure 4: 50% load to 100% load transient performances without NL-comparators (figure (a)) and with NL-control at different thresholds ((b) and (c)). Blue: V o -V ref ; green: NL-comparator output.
EXPERIMENTAL RESULTS
The converter described in the previous part was built on a PCB in the ESTEC power electronics laboratory. The level of the switching noise needs to be kept very low due to the sensitive nature of the NL control circuits (high speed comparators). This was achieved through the use of ground planes, careful layout of the power cell for low parasitics, controlled switching times for the MFETs and implementation of snubbers. The PWM controller is implemented entirely using discrete components mainly to be able to interface it at several levels with the NL-control circuit part. It is also capable of commanding the power MFETs from 0 % to 100 % duty cycle. The converter also features an output overload protection and a soft start, and reaches an efficiency of 95 % at full load. The prototype is shown in Figure 5 . For the NL-control side, two different methods for detecting the output voltage variation have been used. The first is based on a DC detection, as in a normal conductance control (shown in Figure 2 ), while the other one is based on AC detection, which senses the high-frequency components of the output voltage with a Figure 7 with the addition of a capacitor across the high side sensing resistor).
The experimental results of output voltage transient at 50% load change are summarised below for a DC coupled detection and AC coupled one. The magenta trace is the AC output voltage component and the green one is the output of the NL-comparator. 
DC coupled: Low to High step load tests (50% to 100% load power)
The experimental results show the output voltage transient performance (AC variation) without connecting the NL-comparator ( Figure 8 ) and with NLcomparators at three different DC detection thresholds ( Figure 9 to Figure 11 ). Tests show that the AC coupling gives better results and it will be taken as reference for this type of control. They also show that this control used 85μF against the min 300μF of a conventional conductance control.
NL-control ripple characterization
The voltage ripple during the transient NL-control depends on many factors.
In a system where the ESR of the output capacitor is relatively big [3] , the ripple reflects the hysteresis of the comparators. Knowing the ESR, the load current and the applied hysteresis window and internal delays it is possible to calculate the frequency.
In our case-study we aim for the best performance in terms of output voltage variation during transition and minimum ripple. This means: the ESR is very small, the hysteresis window is set to be as small as possible and minimum internal delays are aimed. In this case the evaluation of the hysteresis switching frequency becomes very difficult. In a system with zero delays and hysteresis the frequency is in theory infinite. Testing is the best solution for this type of control, where each single delay contribution plays an important role in the performance.
From the testing done on the prototype, it seems that the frequency remains more or less constant with the input voltage, while the ripple of the inductor current slightly changes, as shown in the Figure 19 and Figure 18 It can be also seen that the current ripple is given by:
where T hyst is the period of oscillations. The current ripple is indeed around 6.5A in one case and the half of that in the other one. The output capacitor ripple during the NL-control can also be characterized with the following formula:
It is in fact linked to the current ripple, as can be seen in Figure 20 , where the ǻI ripple, is 6A and T hyst is 6.8μs. The 0 V ' is indeed 57mV. 
CONCLUSIONS
In this paper a combined linear and non-linear control applied to a buck converter has been presented. The proposed control is a combination of a linear control based on a conductance control principle, and a nonlinear control, which intervenes only during transients. The latter is based on the detection of the output voltage variation and on the immediate application of maximum or minimum inductor current, as consequence of voltage undershoot or overshoot. Once the controlled output voltage is within the allowed range, the linear control takes back the lead of the voltage regulation.
This control technique has been applied to a buck converter, which has been bread-boarded in TEC-EP Power Laboratory. The design criteria have also been presented together with the ripple characterization.
Two different detection methods have also been designed.
Experimental results demonstrated that the proposed control technique is able to satisfy the requirements reducing the output capacitor size w.r.t. a conventional conductance control.
The effects on component stress will actually depend on the specific application, i.e. on the frequency of large load transients occurrence. If large load transients are expected to occur with high rate, then the inductance size might be reviewed w.r.t. the one used in a system with a conventional control, as it is done in the present paper.
